163) If a clock with time period ′T ′ is used with n stage shift register, then output of final stage will be delayed by
Answer is:
(n-1)T sec
Related Digital Logic MCQ with Answers
Answer is:
temporary storage unit within the CPU having dedicated or general purpose use
Answer is: